We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 432ad58 commit 78092b6Copy full SHA for 78092b6
README.md
@@ -1,4 +1,5 @@
1
# PythonUberHDL
2
+## "Python over HDL"
3
Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
4
5
Three Major usages of traditional HDL will be explored in a textbook style using Jupyter Notebooks and other learning materials to show how with
0 commit comments