Skip to content

Add Intel Gracemont uarch #303

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jun 26, 2025
Merged

Add Intel Gracemont uarch #303

merged 1 commit into from
Jun 26, 2025

Conversation

fbarchard
Copy link
Collaborator

Gracemont is the e-core in Alderlake
Twin Lake is a stand alone Alderlake N cpu, with gracemont uarch. The N150 is an example of Twin Lake.

The family/model are supported by linux
https://github.com/torvalds/linux/blob/master/arch/x86/include/asm/intel-family.h#L180C1-L181C1

Predecessor Tremont
Successor Crestmont

Gracemont is the e-core in Alderlake
Twin Lake is a stand alone Alderlake N cpu, with gracemont uarch.
The N150 is an example of Twin Lake.

The family/model are supported by linux
https://github.com/torvalds/linux/blob/master/arch/x86/include/asm/intel-family.h#L180C1-L181C1

Predecessor    Tremont
Successor    Crestmont
@digantdesai digantdesai merged commit e4cadd0 into pytorch:main Jun 26, 2025
12 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants