Commit 8da4942 1 parent 215f2d3 commit 8da4942 Copy full SHA for 8da4942
File tree 2 files changed +28
-0
lines changed
2 files changed +28
-0
lines changed Original file line number Diff line number Diff line change @@ -76,6 +76,12 @@ macro_rules! arena_types {
76
76
[ few] hir_definitions: rustc_hir:: definitions:: Definitions ,
77
77
[ ] hir_owner: rustc_middle:: hir:: Owner <$tcx>,
78
78
[ ] hir_owner_nodes: rustc_middle:: hir:: OwnerNodes <$tcx>,
79
+
80
+ // Note that this deliberately duplicates items in the `rustc_hir::arena`,
81
+ // since we need to allocate this type on both the `rustc_hir` arena
82
+ // (during lowering) and the `librustc_middle` arena (for decoding MIR)
83
+ [ decode] asm_template: rustc_ast:: ast:: InlineAsmTemplatePiece ,
84
+
79
85
] , $tcx) ;
80
86
)
81
87
}
Original file line number Diff line number Diff line change
1
+ // revisions: rpass1 cfail1 rpass3
2
+ // only-x86_64
3
+ // Regression test for issue #72386
4
+ // Checks that we don't ICE when switching to an invalid register
5
+ // and back again
6
+
7
+ #![ feature( asm) ]
8
+
9
+ #[ cfg( any( rpass1, rpass3) ) ]
10
+ fn main ( ) {
11
+ unsafe {
12
+ asm ! ( "nop" )
13
+ }
14
+ }
15
+
16
+ #[ cfg( cfail1) ]
17
+ fn main ( ) {
18
+ unsafe {
19
+ asm ! ( "nop" , out( "invalid_reg" ) _)
20
+ //[cfail1]~^ ERROR invalid register
21
+ }
22
+ }
You can’t perform that action at this time.
0 commit comments