This repository was archived by the owner on Mar 5, 2025. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 9
189 lines (163 loc) · 5.44 KB
/
ci.yml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
name: CI
on:
pull_request:
branches:
- main
push:
workflow_dispatch:
env:
CARGO_TERM_COLOR: always
GITHUB_TOKEN: ${{ secrets.GITHUB_TOKEN }}
# Cancel any currently running workflows from the same PR, branch, or
# tag when a new workflow is triggered.
#
# https://stackoverflow.com/a/66336834
concurrency:
cancel-in-progress: true
group: ${{ github.workflow }}-${{ github.event.pull_request.number || github.ref }}
jobs:
# --------------------------------------------------------------------------
# Cargo check
check-riscv:
runs-on: ubuntu-latest
strategy:
fail-fast: false
matrix:
build:
[
{ chip: "esp32c2", target: "riscv32imc-unknown-none-elf" },
{ chip: "esp32c3", target: "riscv32imc-unknown-none-elf" },
{ chip: "esp32c6", target: "riscv32imac-unknown-none-elf" },
{ chip: "esp32h2", target: "riscv32imac-unknown-none-elf" },
]
steps:
- uses: actions/checkout@v4
- uses: dtolnay/rust-toolchain@v1
with:
target: ${{ matrix.build.target }}
toolchain: nightly
components: rust-src
- uses: Swatinem/rust-cache@v2
- name: cargo check
run: cargo check -Zbuild-std=core --target=${{ matrix.build.target }} --features=${{ matrix.build.chip }}
check-xtensa:
runs-on: ubuntu-latest
strategy:
fail-fast: false
matrix:
build:
[
{ chip: "esp32", target: "xtensa-esp32-none-elf" },
{ chip: "esp32s2", target: "xtensa-esp32s2-none-elf" },
{ chip: "esp32s3", target: "xtensa-esp32s3-none-elf" },
]
steps:
- uses: actions/checkout@v4
- uses: esp-rs/[email protected]
with:
default: true
ldproxy: false
buildtargets: ${{ matrix.build.chip }}
- uses: Swatinem/rust-cache@v2
- name: cargo check
run: cargo check -Zbuild-std=core --target=${{ matrix.build.target }} --features=${{ matrix.build.chip }}
# --------------------------------------------------------------------------
# Formatting & Clippy
clippy-riscv:
runs-on: ubuntu-latest
strategy:
matrix:
build:
[
{ chip: "esp32c2", target: "riscv32imc-unknown-none-elf" },
{ chip: "esp32c3", target: "riscv32imc-unknown-none-elf" },
{ chip: "esp32c6", target: "riscv32imac-unknown-none-elf" },
{ chip: "esp32h2", target: "riscv32imac-unknown-none-elf" },
]
steps:
- uses: actions/checkout@v4
- uses: dtolnay/rust-toolchain@v1
with:
target: ${{ matrix.build.target }}
toolchain: stable
components: clippy
- uses: Swatinem/rust-cache@v2
- name: cargo clippy
run: cargo clippy --target=${{ matrix.build.target }} --features=${{ matrix.build.chip }} -- -D warnings --no-deps
clippy-xtensa:
runs-on: ubuntu-latest
strategy:
fail-fast: false
matrix:
build:
[
{ chip: "esp32", target: "xtensa-esp32-none-elf" },
{ chip: "esp32s2", target: "xtensa-esp32s2-none-elf" },
{ chip: "esp32s3", target: "xtensa-esp32s3-none-elf" },
]
steps:
- uses: actions/checkout@v4
- uses: esp-rs/[email protected]
with:
default: true
ldproxy: false
buildtargets: ${{ matrix.build.chip }}
- uses: Swatinem/rust-cache@v2
- name: cargo clippy
run: cargo clippy -Zbuild-std=core --target=${{ matrix.build.target }} --features=${{ matrix.build.chip }} -- --no-deps
rustfmt:
runs-on: ubuntu-latest
steps:
- uses: actions/checkout@v4
- uses: dtolnay/rust-toolchain@v1
with:
toolchain: nightly
components: rustfmt
- uses: Swatinem/rust-cache@v2
- name: cargo fmt
run: cargo fmt --all -- --check
# --------------------------------------------------------------------------
# MSRV Check
msrv-riscv:
runs-on: ubuntu-latest
strategy:
fail-fast: false
matrix:
build:
[
{ chip: "esp32c2", target: "riscv32imc-unknown-none-elf" },
{ chip: "esp32c3", target: "riscv32imc-unknown-none-elf" },
{ chip: "esp32c6", target: "riscv32imac-unknown-none-elf" },
{ chip: "esp32h2", target: "riscv32imac-unknown-none-elf" },
]
steps:
- uses: actions/checkout@v4
- uses: dtolnay/rust-toolchain@v1
with:
target: ${{ matrix.build.target }}
toolchain: "1.76.0"
components: rust-src
- name: cargo check
run: cargo check --target=${{ matrix.build.target }} --features=${{ matrix.build.chip }}
msrv-xtensa:
runs-on: ubuntu-latest
strategy:
fail-fast: false
matrix:
build:
[
{ chip: "esp32", target: "xtensa-esp32-none-elf" },
{ chip: "esp32s2", target: "xtensa-esp32s2-none-elf" },
{ chip: "esp32s3", target: "xtensa-esp32s3-none-elf" },
]
steps:
- uses: actions/checkout@v4
- uses: esp-rs/[email protected]
with:
default: true
ldproxy: false
buildtargets: ${{ matrix.build.chip }}
version: "1.76.0"
- uses: Swatinem/rust-cache@v2
- name: cargo check
run: cargo check -Zbuild-std=core --target=${{ matrix.build.target }} --features=${{ matrix.build.chip }}